8f34c2760d
project:cfg:BoardConfig_IPC: Added fastboot BoardConfig file and firmware post-scripts, distinguishing between the BoardConfigs for Luckfox Pico Pro and Luckfox Pico Max. project:app: Added fastboot_client and rk_smart_door for quick boot applications; updated rkipc app to adapt to the latest media library. media:samples: Added more usage examples. media:rockit: Fixed bugs; removed support for retrieving data frames from VPSS. media:isp: Updated rkaiq library and related tools to support connection to RKISP_Tuner. sysdrv:Makefile: Added support for compiling drv_ko on Luckfox Pico Ultra W using Ubuntu; added support for custom root filesystem. sysdrv:tools:board: Updated Buildroot optional mirror sources, updated some software versions, and stored device tree files and configuration files that undergo multiple modifications for U-Boot and kernel separately. sysdrv:source:mcu: Used RISC-V MCU SDK with RT-Thread system, mainly for initializing camera AE during quick boot. sysdrv:source:uboot: Added support for fastboot; added high baud rate DDR bin for serial firmware upgrades. sysdrv:source:kernel: Upgraded to version 5.10.160; increased NPU frequency for RV1106G3; added support for fastboot. Signed-off-by: luckfox-eng29 <eng29@luckfox.com>
73 lines
3.1 KiB
C
73 lines
3.1 KiB
C
/*
|
|
* SD-SPI Protocol Standard
|
|
*
|
|
* Copyright (C) 2020, Broadcom.
|
|
*
|
|
* Unless you and Broadcom execute a separate written software license
|
|
* agreement governing use of this software, this software is licensed to you
|
|
* under the terms of the GNU General Public License version 2 (the "GPL"),
|
|
* available at http://www.broadcom.com/licenses/GPLv2.php, with the
|
|
* following added to such license:
|
|
*
|
|
* As a special exception, the copyright holders of this software give you
|
|
* permission to link this software with independent modules, and to copy and
|
|
* distribute the resulting executable under terms of your choice, provided that
|
|
* you also meet, for each linked independent module, the terms and conditions of
|
|
* the license of that module. An independent module is a module which is not
|
|
* derived from this software. The special exception does not apply to any
|
|
* modifications of the software.
|
|
*
|
|
*
|
|
* <<Broadcom-WL-IPTag/Dual:>>
|
|
*/
|
|
#ifndef _SD_SPI_H
|
|
#define _SD_SPI_H
|
|
|
|
#define SPI_START_M BITFIELD_MASK(1) /* Bit [31] - Start Bit */
|
|
#define SPI_START_S 31
|
|
#define SPI_DIR_M BITFIELD_MASK(1) /* Bit [30] - Direction */
|
|
#define SPI_DIR_S 30
|
|
#define SPI_CMD_INDEX_M BITFIELD_MASK(6) /* Bits [29:24] - Command number */
|
|
#define SPI_CMD_INDEX_S 24
|
|
#define SPI_RW_M BITFIELD_MASK(1) /* Bit [23] - Read=0, Write=1 */
|
|
#define SPI_RW_S 23
|
|
#define SPI_FUNC_M BITFIELD_MASK(3) /* Bits [22:20] - Function Number */
|
|
#define SPI_FUNC_S 20
|
|
#define SPI_RAW_M BITFIELD_MASK(1) /* Bit [19] - Read After Wr */
|
|
#define SPI_RAW_S 19
|
|
#define SPI_STUFF_M BITFIELD_MASK(1) /* Bit [18] - Stuff bit */
|
|
#define SPI_STUFF_S 18
|
|
#define SPI_BLKMODE_M BITFIELD_MASK(1) /* Bit [19] - Blockmode 1=blk */
|
|
#define SPI_BLKMODE_S 19
|
|
#define SPI_OPCODE_M BITFIELD_MASK(1) /* Bit [18] - OP Code */
|
|
#define SPI_OPCODE_S 18
|
|
#define SPI_ADDR_M BITFIELD_MASK(17) /* Bits [17:1] - Address */
|
|
#define SPI_ADDR_S 1
|
|
#define SPI_STUFF0_M BITFIELD_MASK(1) /* Bit [0] - Stuff bit */
|
|
#define SPI_STUFF0_S 0
|
|
|
|
#define SPI_RSP_START_M BITFIELD_MASK(1) /* Bit [7] - Start Bit (always 0) */
|
|
#define SPI_RSP_START_S 7
|
|
#define SPI_RSP_PARAM_ERR_M BITFIELD_MASK(1) /* Bit [6] - Parameter Error */
|
|
#define SPI_RSP_PARAM_ERR_S 6
|
|
#define SPI_RSP_RFU5_M BITFIELD_MASK(1) /* Bit [5] - RFU (Always 0) */
|
|
#define SPI_RSP_RFU5_S 5
|
|
#define SPI_RSP_FUNC_ERR_M BITFIELD_MASK(1) /* Bit [4] - Function number error */
|
|
#define SPI_RSP_FUNC_ERR_S 4
|
|
#define SPI_RSP_CRC_ERR_M BITFIELD_MASK(1) /* Bit [3] - COM CRC Error */
|
|
#define SPI_RSP_CRC_ERR_S 3
|
|
#define SPI_RSP_ILL_CMD_M BITFIELD_MASK(1) /* Bit [2] - Illegal Command error */
|
|
#define SPI_RSP_ILL_CMD_S 2
|
|
#define SPI_RSP_RFU1_M BITFIELD_MASK(1) /* Bit [1] - RFU (Always 0) */
|
|
#define SPI_RSP_RFU1_S 1
|
|
#define SPI_RSP_IDLE_M BITFIELD_MASK(1) /* Bit [0] - In idle state */
|
|
#define SPI_RSP_IDLE_S 0
|
|
|
|
/* SD-SPI Protocol Definitions */
|
|
#define SDSPI_COMMAND_LEN 6 /* Number of bytes in an SD command */
|
|
#define SDSPI_START_BLOCK 0xFE /* SD Start Block Token */
|
|
#define SDSPI_IDLE_PAD 0xFF /* SD-SPI idle value for MOSI */
|
|
#define SDSPI_START_BIT_MASK 0x80
|
|
|
|
#endif /* _SD_SPI_H */
|